MAX9263
Abstract: MAX9264 prng IEC ACB symbols PJ 62 SPREAD-SPECTRUM SYSTEM
Text: 19-5644; Rev 1; 3/11 TION KIT EVALUA BLE IL AVA A HDCP Gigabit Multimedia Serial Link Serializer/Deserializer The MAX9263/MAX9264 chipset extends Maxim’s gigabit multimedia serial link GMSL technology to include highbandwidth digital content protection (HDCP) encryption
|
Original
|
PDF
|
MAX9263/MAX9264
MAX9263
MAX9264
MAX9263/MAX9264
prng
IEC ACB symbols
PJ 62
SPREAD-SPECTRUM SYSTEM
|
HSP48901
Abstract: HSP48901JC-30
Text: HSP48901 Data Sheet July 2004 FN2459.6 3 x 3 Image Filter Features The Intersil HSP48901 is a high speed 9-Tap FIR Filter which utilizes 8-bit wide data and coefficients. It can be configured as a one-dimensional 1-D 9-Tap filter for a variety of signal processing applications, or as a two
|
Original
|
PDF
|
HSP48901
FN2459
HSP48901
30MHz
HSP48901JC-30
|
GO1555
Abstract: 1kv hd 352M GS1524 GS1560A GS9060 iso 5459 GO1525 w058
Text: GS1560A/GS1561 HD-LINX II Dual-Rate Deserializer Key Features Description • SMPTE 292M and SMPTE 259M-C compliant descrambling and NRZI → NRZ decoding with bypass • DVB-ASI 8b/10b decoding • auto-configuration for HD-SDI and SD-SDI • serial loop-through cable driver output selectable as
|
Original
|
PDF
|
GS1560A/GS1561
259M-C
8b/10b
GS1560A
GO1555
1kv hd
352M
GS1524
GS9060
iso 5459
GO1525
w058
|
LF3330
Abstract: 200H 201H 202H
Text: LF3330 LF3330 DEVICES INCORPORATED Vertical Digital Image Filter Vertical Digital Image Filter DEVICES INCORPORATED FEATURES DESCRIPTION ❑ 83 MHz Data Rate ❑ 12-bit Data and Coefficients ❑ On-board Memory for 256 Coefficient Sets ❑ LF InterfaceTM Allows All 256
|
Original
|
PDF
|
LF3330
12-bit
16-bit
12-bit,
LF3330
COUT10
COUT11
DIN10
DIN11
200H
201H
202H
|
Crossbow
Abstract: S 187 S2024B-6 register file DIN31
Text: DEVICE SPECIFICATION “CROSSBOW” 32 X 32 800 MBIT/S CROSSPOINT SWITCH “CROSSBOW” X 32 800 MBIT/S CROSSPOINT SWITCH BiCMOS PECL 32 CLOCK GENERATOR FEATURES GENERAL DESCRIPTION • Full broadcast switching capability • 32 x 32 crosspoint structure, expandable to 64 x
|
Original
|
PDF
|
400-Mbit/s
196-pin
S2024
Crossbow
S 187
S2024B-6
register file
DIN31
|
LF3320
Abstract: LF3320QC12G cf02
Text: LF3320 LF3320 DEVICES INCORPORATED Horizontal Digital Image Filter Horizontal Digital Image Filter DEVICES INCORPORATED FEATURES DESCRIPTION 83 MHz Data Rate 12-bit Data or Coefficients Expandable to 24-bit 32-Tap FIR Filter, Cascadable for More Filter Taps
|
Original
|
PDF
|
LF3320
12-bit
24-bit)
32-Tap
16-bit
CFA11
CFA10
ROUT11
ROUT10
LF3320
LF3320QC12G
cf02
|
LF3320
Abstract: lf3320 r CF1-2
Text: LF3320 LF3320 DEVICES INCORPORATED Horizontal Digital Image Filter Horizontal Digital Image Filter DEVICES INCORPORATED FEATURES DESCRIPTION 83 MHz Data Rate 12-bit Data or Coefficients Expandable to 24-bit 32-Tap FIR Filter, Cascadable for More Filter Taps
|
Original
|
PDF
|
LF3320
12-bit
24-bit)
32-Tap
16-bit
3320-R
LF3320
lf3320 r
CF1-2
|
SCSI 100 connector datasheet
Abstract: DIN28 working of 5 pin relay 100 pin scsi 100-pin SCSI female connector n type connector female CB-89200-2 DIN24 relay 5 pin Backup output protect
Text: DASP-52064 Isolated 32 D/I & 32 D/O Card Features 32 isolated digital inputs for source type 32 interrupt input I/O digital input 32 isolated digital outputs for sink type 2K battery backup RAM for backup nonvolatile data (only for DASP-52064) One programmable timer and interrupt
|
Original
|
PDF
|
DASP-52064
DASP-52064)
98/NT/2000/XP,
2500VDC
50VDC
36VDC
DIN11
DIN13
DIN15
DIN17
SCSI 100 connector datasheet
DIN28
working of 5 pin relay
100 pin scsi
100-pin SCSI female connector
n type connector female
CB-89200-2
DIN24
relay 5 pin
Backup output protect
|
50hz to 60hz converter circuit diagram
Abstract: max132 application kp1835 pt100 sensor interface WITH ADC Data Logger max132 50hz into 60hz circuit diagram SPRAGUE 715p pt100 interface WITH ADC DIN132 MAX132
Text: 19-0009; Rev 2; 8/95 NUAL KIT MA ATION U EET L H A S V A E S DAT W O L L FO ±18-Bit ADC with Serial Interface The MAX132 is a CMOS, 18-bit plus sign, serial-output, analog-to-digital converter ADC . Multi-slope integration provides high-resolution conversions in less time
|
Original
|
PDF
|
18-Bit
MAX132
512mV
MAX132
DIN132
DOUT132
50hz to 60hz converter circuit diagram
max132 application
kp1835
pt100 sensor interface WITH ADC
Data Logger max132
50hz into 60hz circuit diagram
SPRAGUE 715p
pt100 interface WITH ADC
|
200H
Abstract: 201H 202H LF3330 VB11
Text: LF3330 LF3330 DEVICES INCORPORATED Vertical Digital Image Filter Vertical Digital Image Filter DEVICES INCORPORATED FEATURES DESCRIPTION ❑ 83 MHz Data Rate ❑ 12-bit Data and Coefficients ❑ On-board Memory for 256 Coefficient Sets ❑ LF InterfaceTM Allows All 256
|
Original
|
PDF
|
LF3330
12-bit
16-bit
12-bit,
LF3330
COUT10
COUT11
DIN10
DIN11
200H
201H
202H
VB11
|
VP22
Abstract: Peak and Hold signal detection circuit "peak hold" constant vol TLE6288 TLE6288R pin out 6288
Text: Preliminary Datasheet TLE6288 R TLE 6288 R : Smart 6 Channel Peak&Hold Switch Features Product Summary • 3 Channel high side with adjustable P&H current control • 3 Channel high / low side configurable • Protection Over Current current limitation Overtemperature
|
Original
|
PDF
|
TLE6288
VP22
Peak and Hold
signal detection circuit "peak hold" constant vol
TLE6288R
pin out 6288
|
AFE8405
Abstract: AFE8405IZDQ CDMA2000-1X
Text: AFE8405 14-BIT, 85-MSPS, SINGLE-ADC, 8-CHANNEL WIDEBAND RECEIVER www.ti.com SLWS212 – OCTOBER 2008 1 Introduction 1.1 FEATURES • • • • • • • • 14-Bit 85-MSPS High-Performance Single ADC At fin = 140 MHz, SNR ≥ 71 dBFS, SFDR ≥ 79 dBc At fin = 70 MHz, SNR ≥ 73 dBFS,
|
Original
|
PDF
|
AFE8405
14-BIT,
85-MSPS,
SLWS212
14-Bit
85-MSPS
18-Bit
AFE8405
AFE8405IZDQ
CDMA2000-1X
|
diode code GW 17
Abstract: AFE8406IZDQ b0107 Video sync splitter vga AFE8406 CDMA2000-1X FIFO181 BGA484
Text: AFE8406 14-BIT, 85 MSPS DUAL ADC, 8-CHANNEL WIDEBAND RECEIVER www.ti.com SLWS168C – MAY 2005 – REVISED OCTOBER 2008 1 Introduction 1.1 FEATURES • • • • • • • • • 14-Bit 85-MSPS High-Performance Dual ADC Dual ADC Can Be Configured Into Single ADC
|
Original
|
PDF
|
AFE8406
14-BIT,
SLWS168C
14-Bit
85-MSPS
18-Bit
diode code GW 17
AFE8406IZDQ
b0107
Video sync splitter vga
AFE8406
CDMA2000-1X
FIFO181
BGA484
|
Untitled
Abstract: No abstract text available
Text: > 4M C C DEVICE SPECIFICATION 33 x 32 1.25 G B IT/S D IFF E R E N T IA L CR O SSPO IN T SW ITCH S2028 GENERAL DESCRIPTION FEATURES 33 x 32 differential crosspoint switch Full broadcast switching capability Differential 10K PECL data path Configurable differential output driver
|
OCR Scan
|
PDF
|
S2028
224-pin
S2028
S2Q28
|
|
|
Untitled
Abstract: No abstract text available
Text: The ARM Processor Family This Data Sheet is one of a series describing the ARM Family of products from GEC Plessey Semiconductors. The table below shows the current range of 32-bit RISC M icroprocessors/M icrocontrollers. GPS Name P ackag e Description 32 bit RISC core with 32 bit address range.
|
OCR Scan
|
PDF
|
32-bit
100PQFP
144TQFP
160PQFP
ser26
FIQ26
1RQ26
upervisor26.
37bfl522
|
Sony CX23035
Abstract: CX23035 257975,BOSE
Text: T-77-2 1 DIGITAL FILTER FOR DIGITAL AUDIO EQUIPMENT 23 33 TC9197F is a digital filter designed for converting Unit in mm sampling frequency in digital audio equipment. 34= TC9197F can be applied both to high speed AD =22 conversion side and DA conversion side, and can make
|
OCR Scan
|
PDF
|
T-77-2
TC9197F
16-bit
TD6711N
9344MHZ
672MHz
TC9197F
T-77-21
Sony CX23035
CX23035
257975,BOSE
|
ADSP-3221
Abstract: No abstract text available
Text: ANALOG DEVICES High Speed 64-Bit IEEE Floating-Point ALU ADSP-3221 1.1 Scope. This specification covers the detail requirements for a CMOS monolithic 32-bit and 64-bit IEEE Standard 754 format floating-point arithmetic and logic unit ALU . 1.2 Part Number.
|
OCR Scan
|
PDF
|
64-Bit
ADSP-3221
32-bit
ADSP-3221
SG/883B
ADSP-3221TG/883B
ADI-M-1000:
G-144A.
|
Untitled
Abstract: No abstract text available
Text: HSP48908/883 33 Two Dimensional Convolver January 1994 Description Features • The Harris HSP48908/883 is a high speed Two Dimensional Convolver which provides a single chip implementation of a video data rate 3 x 3 kernel convolution on two dimensional data. It eliminates the need for external data storage through
|
OCR Scan
|
PDF
|
HSP48908/883
HSP48908/883
MIL-STD883
DOUT10
DOUT11
DOUT12
OOUT13
DOUT14
CASI12
|
Untitled
Abstract: No abstract text available
Text: Advance Information S E M I C O N D U C T O R S _ MUAA Routing C o processor RCP Fam ily APPLICATION BENEFITS > > > > > > High performance MAC Address processor for multiport switches and routers (Up to 48 10/100 or 4 Gigabit Ethernet at wire speed)
|
OCR Scan
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: JJPD485506 Line Buffer for Communications Systems NEC Electronics Inc. Description Pin Configurations The /j PD485506 is a 5048-w ord by 16-bit d ual-port line buffer fab ric a te d w ith a silicon-gate CM OS process. T he device is capab le of asynchronous read and w rite
|
OCR Scan
|
PDF
|
JJPD485506
PD485506
5048-w
16-bit
44-Pin
iPD485506
OUT11
OUT12
DOUT13
DOUT14
|
K3192
Abstract: No abstract text available
Text: DEVICE SPECIFICATION > FEATURES 4 M C C GENERAL DESCRIPTION 33 x 32 differential crosspoint switch Full broadcast switching capability Differential 10K PECL data path Configurable differential output driver controls Up to 1.25 Gbit/s NRZ data rate TTL configuration controls
|
OCR Scan
|
PDF
|
224-pin
S2028
1998/Revision
K3192
|
SS2024
Abstract: 3111z
Text: DEVICE SPECIFICATION CROSSBOW” 32 X 32 800 MBIT/S CROSSPOINT SWITCH GENERAL DESCRIPTION FEATURES • Full broadcast switching capability • 32 x 32 crosspoint structure, expandable to 64 x 64 with no external components • ECL 10K data path and TTL I/O for configuration
|
OCR Scan
|
PDF
|
400-Mbit/s
196-pin
S2024
SS2024
3111z
|
Untitled
Abstract: No abstract text available
Text: LF48908 Two Dimensional Convolver D E V IC E S IN C O R P O R A T E D DESCRIPTION FEATURES . _ _ □ 40 MHz Data and Computation Rate □ Nine Multiplier Array with 8-bit Data and 8-bit Coefficient Inputs □ Separate Cascade Input and Output Ports □ On-board Programmable Row
|
OCR Scan
|
PDF
|
LF48908
HSP48908
MIL-STD-883,
84-pin
100-pin
LF48908
DOUT14DOUT12
CAS114
CASI11
|
Untitled
Abstract: No abstract text available
Text: 2 HARRIS Ja n u a ry 1991 Features • Single Chip 3x3 Kernel Convolution • Programmable O n-chip Row Buffers • DC to 32 MHz Clock Rate • Cascadable for Larger Kernels and Images • O n-Chip 8-B it ALU • Dual Coefficient Mask Registers, Switchable in a
|
OCR Scan
|
PDF
|
HSP48
HSP48908
32MHz
20MHz
|