Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    PRBS GENERATOR ABSTRACT Search Results

    PRBS GENERATOR ABSTRACT Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    T1101-1

    Abstract: pj 54 diode pj 87 pj 57 Spectra Linear 04101V prbs generator abstract
    Contextual Info: DesignCon 2008 Analysis of Crosstalk Effects on Jitter in Transceivers Daniel Chow, Altera Corporation dchow@altera.com CP-01039-1.0 February 2008 Abstract As data rates increase, crosstalk becomes an increasingly important issue. Crosstalk aggressors can attack both amplitude and timing characteristics of the victim signal. The


    Original
    CP-01039-1 T1101-1 pj 54 diode pj 87 pj 57 Spectra Linear 04101V prbs generator abstract PDF

    1583a

    Abstract: 4PR24 HFS9003 crossover input level control 784D P6243 SLLA076 HFS-9003
    Contextual Info: Application Report SLLA076 - March 2000 Logic Input Thresholds and the Effects on Output Jitter Steve Corrigan and Mark Morgan Advanced Analog Products ABSTRACT Differential drivers are subject to a severe jitter increase when the upper and lower input voltage levels are not kept symmetrical about the input voltage trigger threshold. After a brief


    Original
    SLLA076 1583a 4PR24 HFS9003 crossover input level control 784D P6243 HFS-9003 PDF

    MAX9260

    Abstract: MAX9259 Maxim - GMSL SerDes prbs generator abstract DSO81004B Bit-Error MAX9263 max9265 max9266 MAX9268
    Contextual Info: Maxim > Design support > App notes > Automotive > APP 5053 Maxim > Design support > App notes > High-Speed Interconnect > APP 5053 Maxim > Design support > App notes > Video Circuits > APP 5053 Keywords: high speed interconnect, GMSL, BER, eye diagram, pre-emphasis, equalization, serializer, deserializer, serdes, PRBS


    Original
    MAX9259/MAX9260 com/an5053 AN5053, APP5053, Appnote5053, MAX9260 MAX9259 Maxim - GMSL SerDes prbs generator abstract DSO81004B Bit-Error MAX9263 max9265 max9266 MAX9268 PDF

    4pr24

    Abstract: 1583a Low Voltage Differential Signaling Problems with LVDS SLLA073 784D PS2521G SN65LVDS1DBVR SN65LVDT2DBVR
    Contextual Info: Application Report SLLA073 - March 2000 Solving Noise Problems Using Low Voltage Differential Signaling James Stokes AAP Data Transmission ABSTRACT This report analyzes the use of low-voltage differential signaling LVDS to solve noise problems that affect the transmission of low-power data. This is accomplished through a


    Original
    SLLA073 SN65LVDT2DBVR 4pr24 1583a Low Voltage Differential Signaling Problems with LVDS SLLA073 784D PS2521G SN65LVDS1DBVR PDF

    wavetek* 1281

    Abstract: VME card cage DIN41612-Plug VME COnnector SLLA088 Wavetek 1281 Wavetek DIN41612 female SN65LVDM176 SN65LVDM176D
    Contextual Info: Application Report SLLA088 – November 2000 Transmission at 200 Mbps in VME Card Cage Using LVDM Frank Dehmelt E-MSLP ABSTRACT Test results of a TI LVDS Multipoint LVDM system show that a VME backplane with an LVDM electrical layer can support signaling rates to 200 Mbps.


    Original
    SLLA088 SN65LVDM176 wavetek* 1281 VME card cage DIN41612-Plug VME COnnector SLLA088 Wavetek 1281 Wavetek DIN41612 female SN65LVDM176D PDF

    wavetek* 1281

    Abstract: Design Seminar Signal Transmission SLLD005 DIN41612-Plug Wavetek 1281 SN65LVDM176 SN65LVDM176D SLAA030B
    Contextual Info: Application Report SLLA088A – January 2002 Transmission at 200 Mbps in VME Card Cage Using LVDM Frank Dehmelt High Performance Linear ABSTRACT Test results of a TI LVDS multipoint LVDM system show that a VME backplane with an LVDM electrical layer can support signaling rates to 200 Mbps.


    Original
    SLLA088A SN65LVDM176 wavetek* 1281 Design Seminar Signal Transmission SLLD005 DIN41612-Plug Wavetek 1281 SN65LVDM176D SLAA030B PDF

    784D

    Abstract: 6236B E3516A 4PR24 SN65LVDM050 SN65LVDM051 SN65LVDM179 SN65LVDM180 sn65lvds 1583a
    Contextual Info: Application Report SLLA074 - March 2000 Driving Unterminated Lines With LVDM Steve Corrigan Adanced Analog products ABSTRACT LVDM drivers are often used in connections that may have the receiver board and termination removed from an active transmission line. Bench characterization of the resulting noise and


    Original
    SLLA074 784D 6236B E3516A 4PR24 SN65LVDM050 SN65LVDM051 SN65LVDM179 SN65LVDM180 sn65lvds 1583a PDF

    AN1690

    Abstract: st485 applications prbs generator ST485 120 OHM RESISTOR can bus
    Contextual Info: AN1690 APPLICATION NOTE FAILSAFE BIASING FOR ST485 S. Ranno 1. ABSTRACT ST485 is an RS-485 based interface designed for multipoint differential transmission on a single twisted pair cable. It allows half duplex bi-directional transmission, long cable lengths and high data rates.


    Original
    AN1690 ST485 ST485 RS-485 RS485 AN1690 st485 applications prbs generator 120 OHM RESISTOR can bus PDF

    MPC860 jtag

    Abstract: E3-G751 M29311 DS3-M13 M29312 hdlc MPC860 E3G751 M2931 E3-G832
    Contextual Info: One- and two-Port DS3/E3 Integrated Line Termination Device for ATM & Packet Processing M 2 9 3 1 1 / 1 2 – DS3/E3 Single Chip Solution The M29311/12 provides a complete physical-layer solution for flexible high-bandwidth clear channel and ATM DS3/E3 services. The M29311/12 replaces several discrete devices,


    Original
    M29311/12 MPC860 jtag E3-G751 M29311 DS3-M13 M29312 hdlc MPC860 E3G751 M2931 E3-G832 PDF

    JP13

    Abstract: MAX9217 MAX9218 MAX9247 MAX9248 MAX9250
    Contextual Info: Maxim > App Notes > Automotive High-Speed Interconnect High-Speed Signal Processing Keywords: MAX9217, MAX9218, MAX9247, MAX9248, MAX9250 Jun 29, 2007 APPLICATION NOTE 4020 Working with MAX9217/MAX9218/MAX9247/MAX9248/MAX9250 Evaluation Boards Abstract: This application note describes how to prepare and use the evaluation boards for the MAX9217/


    Original
    MAX9217, MAX9218, MAX9247, MAX9248, MAX9250 MAX9217/MAX9218/MAX9247/MAX9248/MAX9250 MAX9217/ MAX9247 MAX9218/MAX9248/MAX9250 MAX9217/MAX9218/MAX9247/MAX9248/MAX9250 JP13 MAX9217 MAX9218 MAX9248 MAX9250 PDF

    DS3-M13

    Contextual Info: 3/6-Port DS3/E3/STS-1 Integrated Line Termination Device for Transport M29323/6 –“Line-Card-on-a-Chip” The M29323/6 provides a complete physical-layer solution for flexible DS3/E3/STS-1 clear channel services. The M29323/6 aggressively drives down cost for existing solutions and as well as reduces PCB real-estate and power.


    Original
    M29323/6 M29323/6 STS12/STM-4 M29323-12P M29326-12P DS3-M13 PDF

    CDCVF2301

    Abstract: HP8133A TLK1501 CDCVF2310 CDCVF25081 rohde schwarz SCAA064 07A1CGT TLK1501 rohde
    Contextual Info: Application Report SCAA064 – May 2003 Using TI’s CDCVF2310 and CDCVF25081 with TLK1501 Serial Transceiver Kal Mustafa/Roger Chan High Performance Analog ABSTRACT This test report discusses jitter transfer of TI’s CDCVF2310 and CDCVF25081 clock drivers when driving TI’s TLK1501 serial gigabit transceiver at 600 Mbit/sec. This


    Original
    SCAA064 CDCVF2310 CDCVF25081 TLK1501 TLK1501 TLK1501. CDCVF2301 HP8133A rohde schwarz SCAA064 07A1CGT TLK1501 rohde PDF

    hdlc

    Abstract: M29306 MPC860 T3-M13 SDH ADM mindspeed equalizer MPC860 jtag
    Contextual Info: 6-Port DS3/E3/STS-1 Integrated Line Termination Device for ATM, Packet Processing and TDM Transport M29306 – DS3/E3/STS-1 “Line-Card-on-a-Chip” The M29306 provides the most complete physical-layer solution for flexible DS3/E3/STS-1 ATM, packet and TDM


    Original
    M29306 M29306 hdlc MPC860 T3-M13 SDH ADM mindspeed equalizer MPC860 jtag PDF

    1N07

    Abstract: relay cross reference z570 1062H
    Contextual Info: PMC-Sierra, Inc. PRELIMINARY PM5313 SPECTRA-622 DATA SHEET PMC-1981162 ISSUE 4 SONET/SDH PAYLOAD EXTRACTOR/ALIGNER FOR 622 MBIT/S PM5313 SPECTRA-622 SONET/SDH PAYLOAD EXTRACTOR/ALIGNER FOR 622 MBIT/S DATA SHEET PRELIMINARY ISSUE 4: FEBRUARY 2000 Proprietary and Confidential to PMC-Sierra Inc., and for its Customers’ Internal Use


    Original
    PMC-1981162 PM5313 SPECTRA-622 PM5313 PMC-1981162 1N07 relay cross reference z570 1062H PDF

    relay cross reference

    Abstract: sb 050 D 331 CVX marking code diode Y-TEK-2
    Contextual Info: PRODUCTION PM* PMC-Sierra, Inc. PM5313 SPECTRA-622 DATASHEET PMC-1981162 ISSUE 6 SONETISDH PAYLOAD EXTRACTOR/ALIGNER FOR 622 MBITIS PM5313 SPECTRA-622 SONET/SDH PAYLOAD EXTRACTOR/ALIGNER FOR 622 MBIT/S DATASHEET PROPRIETARY AND CONFIDENTIAL PRODUCTION ISSUE 6: SEPTEMBER 2000


    OCR Scan
    PMC-1981162 PM5313 SPECTRA-622 PM5313 PMCSS00235 PMS313 relay cross reference sb 050 D 331 CVX marking code diode Y-TEK-2 PDF

    ty 612

    Abstract: PJ 3139
    Contextual Info: PMC-Sierra, Inc. ADVANCE PM5313 SPECTRA-622 DATA SHEET PMC-981162 ISSUE 2 SONET/SDH PAYLOAD EXTRACTOR/ALIGNER FOR 622 MBIT/S PM5313 SPECTRA-622 SONET/SDH PAYLOAD EXTRACTOR/ALIGNER FOR 622 MBIT/S DATA SHEET PROPRIETARY AND CONFIDENTIAL ADVANCE ISSUE 2: MAY 1999


    Original
    PMC-981162 PM5313 SPECTRA-622 PM5313 PMC-981162 PMC-980649 ty 612 PJ 3139 PDF

    SI 1150H

    Abstract: xnxx 1155H 16 x E1 G.703 MP 9720 ds yt 1208 diode 1N311
    Contextual Info: PM5313 SPECTRA-622 SONET/SDH PAYLOAD EXTRACTOR/ALIGNER FOR 622 MBIT/S DATA SHEET PRELIMINARY ISSUE 3: OCTOBER 1999 Proprietary and Confidential to PMC-Sierra Inc., and for its Customers’ Internal Use REVISION HISTORY Issue No. Issue Date Details of Change


    Original
    PM5313 SPECTRA-622 PMC-981162 SI 1150H xnxx 1155H 16 x E1 G.703 MP 9720 ds yt 1208 diode 1N311 PDF

    verilog code 16 bit LFSR in PRBS

    Abstract: mcb design micron lpddr VHDL CODE FOR 16 bit LFSR in PRBS MT41K128M ddr 240 pin Jedec JESD209 mig ddr sp605 layout application note recommended layout CSG324
    Contextual Info: Spartan-6 FPGA Memory Controller User Guide [optional] UG388 v1.0 May 28, 2009 [optional] Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original
    UG388 com/pdf/technotes/ddr2/TN4708 com/pdf/technotes/ddr2/TN4720 TMS320C6454/5 verilog code 16 bit LFSR in PRBS mcb design micron lpddr VHDL CODE FOR 16 bit LFSR in PRBS MT41K128M ddr 240 pin Jedec JESD209 mig ddr sp605 layout application note recommended layout CSG324 PDF

    bpsk demodulator chip

    Abstract: BPSK demodulator AN95053 single chip baseband bpsk modulator TDA8040 bpsk modulator 20mhz sbf0725 low frequency bpsk modulator ic intermediate frequency 70 Mhz bpsk modulator TDA8041
    Contextual Info: APPLICATION NOTE QPSK/BPSK demodulator chip set: TDA8040 and TDA8041. AN95053 Philips Semiconductors QPSK/BPSK demodulator chip set: TDA8040 and TDA8041. Application Note AN95053 Abstract The TDA8040 is a QPSK demodulator, the TDA8041 is a demodulator controller. This chipset is capable of


    Original
    TDA8040 TDA8041. AN95053 TDA8040 TDA8041 bpsk demodulator chip BPSK demodulator AN95053 single chip baseband bpsk modulator bpsk modulator 20mhz sbf0725 low frequency bpsk modulator ic intermediate frequency 70 Mhz bpsk modulator PDF

    1N44H

    Abstract: 1a5ah 1178H 1N60H 1171H 1A86H 0m02 1b7ah 19C1H 1N14H
    Contextual Info: SONET/SDH Payload Extractor/Aligner SPECTRA-4x155 Production PM5316 SPECTRA 4x155 SONET/SDH Payload Extractor/Aligner 4 x 155 Mbit/s Datasheet Proprietary and Confidential Production Issue 4: March 2001 Proprietary and Confidential to PMC-Sierra, Inc. and for its customers’ internal use


    Original
    SPECTRA-4x155) PM5316 4x155 PMC-1990822, 1n31h PMC-1990822 1N44H 1a5ah 1178H 1N60H 1171H 1A86H 0m02 1b7ah 19C1H 1N14H PDF

    SLLA075

    Abstract: HFS-9003 JESD65 magic eye 784D HFS9003 6236B
    Contextual Info: Application Report SLLA075 - March 2000 Jitter Analysis Advanced Analog Products Steve Corrigan ABSTRACT One of the most important and least understood elements of data transmission is jitter. Typically, measured quantities like signal skew and coupled noise are lumped together and


    Original
    SLLA075 HFS-9003 JESD65 magic eye 784D HFS9003 6236B PDF

    Contextual Info: Altera Transceiver PHY IP Core User Guide Subscribe Feedback UG-01080 2013.7.1 101 Innovation Drive San Jose, CA 95134 www.altera.com TOC-2 Contents Introduction to the Protocol-Specific and Native Transceiver PHYs.1-1 Protocol-Specific Transceiver


    Original
    UG-01080 PDF

    hdlc

    Abstract: DS3-M13 MPC860 E3-G751
    Contextual Info: 3/4/6-Port DS3/E3 Integrated Line Termination Device for ATM and Packet Processing M29313/4/6 – DS3/E3 “Line-Card-on-a-Chip” The M29313/4/6 provides a complete physical-layer solution for flexible high-bandwidth clear channel and ATM DS3/E3 services. The M29313/4/6 replaces several discrete devices,


    Original
    M29313/4/6 M29313/4/6 M29313-12P M29314-12P M29316-12P hdlc DS3-M13 MPC860 E3-G751 PDF

    DQ214

    Abstract: CY39100V388-200MGC CY7C1370B CYS25G0101DX MPC860 MSM7717-01 XCVE-600 pA2240 prbs parity checker and generator RDAT10
    Contextual Info: 10, 3610 PRELIMINARY CY7C9536-EVAL POSIC Evaluation Board Introduction Standard MICTOR connectors are used on all buses for external driving and observing signals.This permits the user to directly control all aspects of the board’s operation. Purpose


    Original
    CY7C9536-EVAL CY7C9536-EVAL DQ214 CY39100V388-200MGC CY7C1370B CYS25G0101DX MPC860 MSM7717-01 XCVE-600 pA2240 prbs parity checker and generator RDAT10 PDF