CD74HCT11 Search Results
CD74HCT11 Result Highlights (4)
| Part | ECAD Model | Manufacturer | Description | Download | Buy |
|---|---|---|---|---|---|
| CD74HCT112E |
|
High Speed CMOS Logic Dual Negative-Edge-Triggered J-K Flip-Flops with Set and Reset 16-PDIP -55 to 125 |
|
|
|
| CD74HCT11E |
|
High Speed CMOS Logic Triple 3-Input AND Gates 14-PDIP -55 to 125 |
|
|
|
| CD74HCT11M96E4 |
|
High Speed CMOS Logic Triple 3-Input AND Gates 14-SOIC -55 to 125 |
|
|
|
| CD74HCT11M96 |
|
High Speed CMOS Logic Triple 3-Input AND Gates 14-SOIC -55 to 125 |
|
|
CD74HCT11 Price and Stock
Rochester Electronics LLC CD74HCT11MIC GATE AND 3CH 3-INP 14SOIC |
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
CD74HCT11M | Tube | 14,764 | 596 |
|
Buy Now | |||||
Rochester Electronics LLC CD74HCT112EIC FF JK TYPE DBL 1-BIT 16-PDIP |
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
|
CD74HCT112E | Tube | 12,422 | 761 |
|
Buy Now | |||||
Rochester Electronics LLC CD74HCT11MTIC GATE AND 3CH 3-INP 14SOIC |
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
|
CD74HCT11MT | Bulk | 9,250 | 596 |
|
Buy Now | |||||
Rochester Electronics LLC CD74HCT11EIC GATE AND 3CH 3-INP 14DIP |
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
|
CD74HCT11E | Tube | 7,634 | 629 |
|
Buy Now | |||||
Rochester Electronics LLC CD74HCT11M96IC GATE AND 3CH 3-INP 14SOIC |
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
|
CD74HCT11M96 | Bulk | 4,940 | 2,470 |
|
Buy Now | |||||
CD74HCT11 Datasheets (55)
| Part | ECAD Model | Manufacturer | Description | Curated | Datasheet Type | PDF Size | Page count | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| CD74HCT11 |
|
High Speed CMOS Logic Triple 3-Input AND Gates | Original | 32.35KB | 6 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
| CD74HCT112 |
|
High Speed CMOS Logic Dual Negative-Edge-Triggered J-K Flip-Flops with Set and Reset | Original | 43.47KB | 8 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
| CD74HCT112 |
|
Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger | Original | 54.05KB | 8 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
| CD74HCT112E |
|
CD74HCT112 - High Speed CMOS Logic Dual Negative-Edge-Triggered J-K Flip-Flops with Set and Reset 16-PDIP -55 to 125 | Original | 774.28KB | 20 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
| CD74HCT112E |
|
High Speed CMOS Logic Dual Negative-Edge-Triggered J-K Flip-Flops with Set and Reset 16-PDIP -55 to 125 | Original | 650.43KB | 18 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
| CD74HCT112E |
|
HIGH SPEED CMOS LOGIC DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOPS WITH SET AND RESET | Original | 54.05KB | 8 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
| CD74HCT112E |
|
Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger | Original | 234.56KB | 13 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
| CD74HCT112E | Harris Semiconductor | Dual J-K Flip-Flop with Set and Reset | Scan | 432.86KB | 5 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
| CD74HCT112E | Unknown | Historical semiconductor price guide (US$ - 1998). From our catalog scanning project. | Historical | 33.05KB | 1 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
| CD74HCT112E96 |
|
Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger | Original | 41.05KB | 8 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
| CD74HCT112EE4 |
|
CD74HCT112 - High Speed CMOS Logic Dual Negative-Edge-Triggered J-K Flip-Flops with Set and Reset 16-PDIP -55 to 125 | Original | 774.28KB | 20 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
| CD74HCT112EE4 |
|
High Speed CMOS Logic Dual Negative-Edge-Triggered J-K Flip-Flops with Set and Reset | Original | 373.18KB | 15 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
| CD74HCT112EE4 |
|
High Speed CMOS Logic Dual Negative-Edge-Triggered J-K Flip-Flops with Set and Reset 16-PDIP -55 to 125 | Original | 650.43KB | 18 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
| CD74HCT112EG4 |
|
Integrated Circuits (ICs) - Logic - Flip Flops - IC FF JK TYPE DUAL 1BIT 16DIP | Original | 769.42KB | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
|
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
| CD74HCT112H | Harris Semiconductor | Dual J-K Flip-Flop with Set and Reset | Scan | 432.86KB | 5 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
| CD74HCT112M | Harris Semiconductor | Dual J-K Flip-Flop with Set and Reset | Scan | 432.86KB | 5 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
| CD74HCT112M | Unknown | Historical semiconductor price guide (US$ - 1998). From our catalog scanning project. | Historical | 33.05KB | 1 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
| CD74HCT112M96 | Unknown | Historical semiconductor price guide (US$ - 1998). From our catalog scanning project. | Historical | 33.05KB | 1 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
| CD74HCT11E |
|
CD74HCT11 - High Speed CMOS Logic Triple 3-Input AND Gates 14-PDIP -55 to 125 | Original | 624.59KB | 15 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
| CD74HCT11E |
|
High-Speed CMOS Logic Triple 3-Input AND Gate | Original | 136.29KB | 9 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
CD74HCT11 Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
|
Contextual Info: [ /Title CD74 HC112 , CD74 HCT11 2 /Subject (Dual J-K FlipFlop with Set and Reset Nega- CD54HC112, CD74HC112, CD54HCT112, CD74HCT112 Data sheet acquired from Harris Semiconductor SCHS141F Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger March 1998 - Revised May 2003 |
Original |
CD54HC112, CD74HC112, CD54HCT112, CD74HCT112 SCHS141F HC112 HCT112 | |
CD54
Abstract: CD54HC11 CD54HC11F3A CD54HCT11 CD54HCT11F3A CD74HC11 CD74HCT11 HC11
|
Original |
HCT11 CD54HC11, CD74HC11, CD54HCT11, CD74HCT11 SCHS273C HCT11 CD54 CD54HC11 CD54HC11F3A CD54HCT11 CD54HCT11F3A CD74HC11 CD74HCT11 HC11 | |
|
Contextual Info: [ /Title CD74 HC112 , CD74 HCT11 2 /Subject (Dual J-K FlipFlop with Set and Reset Nega- CD54HC112, CD74HC112, CD54HCT112, CD74HCT112 Data sheet acquired from Harris Semiconductor SCHS141H Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger March 1998 - Revised October 2003 |
Original |
CD54HC112, CD74HC112, CD54HCT112, CD74HCT112 SCHS141H HC112 HCT112 wiD54HC112, | |
|
Contextual Info: [ /Title CD74 HC112 , CD74 HCT11 2 /Subject (Dual J-K FlipFlop with Set and Reset Nega- CD54HC112, CD74HC112, CD54HCT112, CD74HCT112 Data sheet acquired from Harris Semiconductor SCHS141H Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger March 1998 - Revised October 2003 |
Original |
HC112 HCT11 CD54HC112, CD74HC112, CD54HCT112, CD74HCT112 SCHS141H HC112 HCT112 | |
CD54
Abstract: CD54HC11 CD54HC11F3A CD54HCT11 CD54HCT11F3A CD74HC11 CD74HCT11 HC11
|
Original |
HCT11 CD54HC11, CD74HC11, CD54HCT11, CD74HCT11 SCHS273E HCT11 CD54 CD54HC11 CD54HC11F3A CD54HCT11 CD54HCT11F3A CD74HC11 CD74HCT11 HC11 | |
|
Contextual Info: [ /Title CD54 HCT11 , CD74 HC11, CD74 HCT11 /Subject (High CD54HC11, CD74HC11, CD54HCT11, CD74HCT11 Data sheet acquired from Harris Semiconductor SCHS273E High-Speed CMOS Logic Triple 3-Input AND Gate August 1997 - Revised September 2003 Features Description |
Original |
CD54HC11, CD74HC11, CD54HCT11, CD74HCT11 SCHS273E HCT11 HCT11 | |
|
Contextual Info: [ /Title CD54 HCT11 , CD74 HC11, CD74 HCT11 /Subject (High CD54HC11, CD74HC11, CD54HCT11, CD74HCT11 Data sheet acquired from Harris Semiconductor SCHS273E High-Speed CMOS Logic Triple 3-Input AND Gate August 1997 - Revised September 2003 Features Description |
Original |
CD54HC11, CD74HC11, CD54HCT11, CD74HCT11 SCHS273E HCT11 HCT11 | |
|
Contextual Info: CD54HCT11, CD74HC11, CD74HCT11 S E M I C O N D U C T O R High Speed CMOS Logic Triple 3-Input AND Gate August 1997 Features Description • Buffered Inputs The Harris CD54HCT11, CD74HC11, and CD74HCT11 logic gates utilize silicon gate CMOS technology to achieve |
Original |
CD54HCT11, CD74HC11, CD74HCT11 CD74HCT11 74HCT 1-800-4-HARRIS | |
|
Contextual Info: [ /Title CD74 HC112 , CD74 HCT11 2 /Subject (Dual J-K FlipFlop with Set and Reset Nega- CD54HC112, CD74HC112, CD54HCT112, CD74HCT112 Data sheet acquired from Harris Semiconductor SCHS141H Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger March 1998 - Revised October 2003 |
Original |
CD54HC112, CD74HC112, CD54HCT112, CD74HCT112 SCHS141H HC112 HCT112 | |
|
Contextual Info: [ /Title CD74 HC112 , CD74 HCT11 2 /Subject (Dual J-K FlipFlop with Set and Reset Nega- CD54HC112, CD74HC112, CD54HCT112, CD74HCT112 Data sheet acquired from Harris Semiconductor SCHS141H Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger March 1998 - Revised October 2003 |
Original |
CD54HC112, CD74HC112, CD54HCT112, CD74HCT112 SCHS141H HC112 HCT112 | |
CD54HC112
Abstract: CD54HC112F3A CD54HCT112 CD54HCT112F3A CD74HC112 CD74HCT112
|
Original |
HC112 HCT11 CD54HC112, CD74HC112, CD54HCT112, CD74HCT112 SCHS141H HC112 HCT112 CD54HC112 CD54HC112F3A CD54HCT112 CD54HCT112F3A CD74HC112 CD74HCT112 | |
CD54HC11
Abstract: CD54HC11F3A CD54HCT11 CD54HCT11F3A CD74HC11 CD74HCT11 HC11 CD54
|
Original |
HCT11 CD54HC11, CD74HC11, CD54HCT11, CD74HCT11 SCHS273E HCT11 CD54HC11 CD54HC11F3A CD54HCT11 CD54HCT11F3A CD74HC11 CD74HCT11 HC11 CD54 | |
|
Contextual Info: [ /Title CD54 HCT11 , CD74 HC11, CD74 HCT11 /Subject (High CD54HC11, CD74HC11, CD54HCT11, CD74HCT11 Data sheet acquired from Harris Semiconductor SCHS273D High-Speed CMOS Logic Triple 3-Input AND Gate August 1997 - Revised July 2003 Features Description |
Original |
CD54HC11, CD74HC11, CD54HCT11, CD74HCT11 SCHS273D HCT11 HCT11 | |
|
Contextual Info: [ /Title CD74 HC112 , CD74 HCT11 2 /Subject (Dual J-K FlipFlop with Set and Reset Nega- CD54HC112, CD74HC112, CD54HCT112, CD74HCT112 Data sheet acquired from Harris Semiconductor SCHS141H Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger March 1998 - Revised October 2003 |
Original |
HC112 HCT11 CD54HC112, CD74HC112, CD54HCT112, CD74HCT112 SCHS141H HC112 HCT112 | |
|
|
|||
|
Contextual Info: ASSESS? CD54HCT11, CD74HC11, CD74HCT11 High Speed CMOS Logic Triple 3-Input AND Gate August 1997 Features Description • Buffered Inputs The Harris C D54H CT11, CD74HC11, and C D74H CT11 logic gates utilize silicon gate CMOS technology to achieve operating speeds similar to LSTTL gates with the low power |
OCR Scan |
CD54HCT11, CD74HC11, CD74HCT11 74HCT | |
|
Contextual Info: [ /Title CD74 HC112 , CD74 HCT11 2 /Subject (Dual J-K FlipFlop with Set and Reset Nega- CD54HC112, CD74HC112, CD54HCT112, CD74HCT112 Data sheet acquired from Harris Semiconductor SCHS141H Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger March 1998 - Revised October 2003 |
Original |
CD54HC112, CD74HC112, CD54HCT112, CD74HCT112 SCHS141H HC112 HCT112 | |
|
Contextual Info: [ /Title CD54 HCT11 , CD74 HC11, CD74 HCT11 /Subject (High CD54HC11, CD74HC11, CD54HCT11, CD74HCT11 Data sheet acquired from Harris Semiconductor SCHS273E High-Speed CMOS Logic Triple 3-Input AND Gate August 1997 - Revised September 2003 Features Description |
Original |
HCT11 CD54HC11, CD74HC11, CD54HCT11, CD74HCT11 SCHS273E HCT11 | |
|
Contextual Info: Texas CD54HCT11, CD74HC11, CD74HCT11 In s t r u m e n t s Data sheet acquired from Harris Sem iconductor SCHS273 High Speed CMOS Logic Triple 3-Input AND Gate August 1997 Features Description • Buffered Inputs The Harris C D54H CT11, CD74HC11, and C D74H CT11 |
OCR Scan |
CD54HCT11, CD74HC11, CD74HCT11 74HCT | |
|
Contextual Info: [ /Title CD74 HC112 , CD74 HCT11 2 /Subject (Dual J-K FlipFlop with Set and Reset Nega- CD54HC112, CD74HC112, CD54HCT112, CD74HCT112 Data sheet acquired from Harris Semiconductor SCHS141H Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger March 1998 - Revised October 2003 |
Original |
CD54HC112, CD74HC112, CD54HCT112, CD74HCT112 SCHS141H HC112 HCT112 | |
|
Contextual Info: [ /Title CD54 HCT11 , CD74 HC11, CD74 HCT11 /Subject (High CD54HC11, CD74HC11, CD54HCT11, CD74HCT11 Data sheet acquired from Harris Semiconductor SCHS273E High-Speed CMOS Logic Triple 3-Input AND Gate August 1997 - Revised September 2003 Features Description |
Original |
CD54HC11, CD74HC11, CD54HCT11, CD74HCT11 SCHS273E HCT11 HCT11 | |
|
Contextual Info: [ /Title CD54 HCT11 , CD74 HC11, CD74 HCT11 /Subject (High CD54HC11, CD74HC11, CD54HCT11, CD74HCT11 Data sheet acquired from Harris Semiconductor SCHS273E High-Speed CMOS Logic Triple 3-Input AND Gate August 1997 - Revised September 2003 Features Description |
Original |
CD54HC11, CD74HC11, CD54HCT11, CD74HCT11 SCHS273E HCT11 HCT11 | |
|
Contextual Info: [ /Title CD74 HC112 , CD74 HCT11 2 /Subject (Dual J-K FlipFlop with Set and Reset Nega- CD54HC112, CD74HC112, CD54HCT112, CD74HCT112 Data sheet acquired from Harris Semiconductor SCHS141H Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger March 1998 - Revised October 2003 |
Original |
HC112 HCT11 CD54HC112, CD74HC112, CD54HCT112, CD74HCT112 SCHS141H HC112 HCT112 | |
74ls gate symbols
Abstract: 74HCT 74LS CD54 CD54HCT11 CD74HC11 CD74HC11E CD74HCT11 HC11
|
Original |
HCT11 CD54HCT11, CD74HC11, CD74HCT11 SCHS273 74HCT 74ls gate symbols 74HCT 74LS CD54 CD54HCT11 CD74HC11 CD74HC11E CD74HCT11 HC11 | |
CD54HC112
Abstract: CD54HC112F3A CD54HCT112 CD54HCT112F3A CD74HC112 CD74HCT112
|
Original |
HC112 HCT11 CD54HC112, CD74HC112, CD54HCT112, CD74HCT112 SCHS141H HC112 HCT112 CD54HC112 CD54HC112F3A CD54HCT112 CD54HCT112F3A CD74HC112 CD74HCT112 | |