CAP CB5 Search Results
CAP CB5 Result Highlights (5)
Part | ECAD Model | Manufacturer | Description | Download | Buy |
---|---|---|---|---|---|
NFM15PC755R0G3D | Murata Manufacturing Co Ltd | Feed Through Capacitor, |
![]() |
||
NFM15PC435R0G3D | Murata Manufacturing Co Ltd | Feed Through Capacitor, |
![]() |
||
NFM15PC915R0G3D | Murata Manufacturing Co Ltd | Feed Through Capacitor, |
![]() |
||
GRM-KIT-OVER100-DE-D | Murata Manufacturing Co Ltd | 0805-1210 over100uF Cap Kit |
![]() |
||
DE6B3KJ151KB4BE01J | Murata Manufacturing Co Ltd | Safety Standard Certified Lead Type Disc Ceramic Capacitors for Automotive |
![]() |
CAP CB5 Datasheets Context Search
Catalog Datasheet | Type | Document Tags | |
---|---|---|---|
Contextual Info: SDRAM MODULE Preliminary KMM375S1723T Revision History Revision 3 May 1998 - CLK Input Cap. is added by PLL Input Cap. (1 OpF) -. Revised PLL Input Cap. 24pF to 10pF and Feedback Cap. 12pF to 10pF. Revision 4 (July 1998) -. "REGE" description is changed. |
OCR Scan |
KMM375S1723T KMM375S1723T 375S1723T 16Mx8 150Max 48S8030BT | |
Contextual Info: SDRAM MODULE Preliminary KMM375S823BT Revision History Revision 5 May 1998 - CLK Input Cap. is added by PLL Input Cap. (1 OpF) -. Revised PLL Input Cap. 24pF to 10pF and Feedback Cap. 12pF to 10pF. Revision 6 (June 1998) -. "REGE" description is changed. |
OCR Scan |
KMM375S823BT KMM375S823BT 375S823BT 400mil 18-bits 381Max) 150Max | |
48s8030Contextual Info: SDRAM MODULE Preliminary KMM375S1723T Revision History Revision 3 May 1998 - CLK Input Cap. is added by PLL Input Cap. (1 OpF) -. Revised PLL Input Cap. 24pF to 10pF and Feedback Cap. 12pF to 10pF. Revision 4 (July 1998) -. "REGE" description is changed. |
OCR Scan |
KMM375S1723T KMM375S1723T 375S1723T 16Mx8 400mil 18-bits 150Max 48s8030 | |
Contextual Info: SDRAM MODULE Preliminary KMM375S823BT Revision History Revision 5 May 1998 - CLK Input Cap. is added by PLL Input Cap. (1 OpF) -. Revised PLL Input Cap. 24pF to 10pF and Feedback Cap. 12pF to 10pF. Revision 6 (June 1998) -. "REGE" description is changed. |
OCR Scan |
KMM375S823BT KMM375S823BT 8Mx72 375S823BT 375S823BT-G8d 150Max 48S8030BT | |
CDC2509
Abstract: KMM375S400CT-G0 KMM375S400CT-G8 KMM375S400CT-GH KMM375S400CT-GL KM44S4020
|
Original |
KMM375S400CT KMM375S400CT 4Mx72 CDC2516 100Min 540Min) 150Max CDC2509 KMM375S400CT-G0 KMM375S400CT-G8 KMM375S400CT-GH KMM375S400CT-GL KM44S4020 | |
Contextual Info: SDRAM MODULE Preliminary KMM375S400CT Revision History Revision 6 May 1998 Input leakage current (Inputs) I IL is updated. Input Capacitances are updated. Revision 7 (May 1998) -. Revised PLL Input cap. 20pF to 5pF. -. CLK Input Cap. is added by PLL Input Cap. (5pF) |
OCR Scan |
KMM375S400CT KMM375S400CT 4Mx72 M375S400CT 150Max SN74AL VCH162836 KM44S4020CT | |
Contextual Info: SDRAM MODULE Preliminary KMM375S3320T Revision History Revision 3 May 1998 - CLK Input Cap. is added by PLL Input Cap. (27pF) Revision 4 (July 1998) - "REGE" description is changed. REV. 4 July 1998 Preliminary KMM375S3320T SDRAM MODULE KMM375S3320T SDRAM DIMM |
OCR Scan |
KMM375S3320T KMM375S3320T 32Mx72 32Mx4, 375S3320T 32Mx4 375S3320T-G8 125MHz | |
KMM377S1723T1-G8
Abstract: KMM377S1723T1-GH KMM377S1723T1-GL
|
Original |
KMM377S1723T1 KMM377S1723T1 16Mx72 16Mx8, 16Mx8 400mil 18-bits KMM377S1723T1-G8 KMM377S1723T1-GH KMM377S1723T1-GL | |
Contextual Info: SDRAM MODULE Preliminary KMM375S6427T Revision History Revision 3 May 1998 - CLK Input Cap. is added by PLL Input Cap. (27pF) - CLK1 is inserted. Revision 4 (July 1998) - "REGE" description is changed. REV. 4 July 1998 Preliminary KMM375S6427T SDRAM MODULE |
OCR Scan |
KMM375S6427T KMM375S6427T 64Mx72 64Mx4, 375S6427T 375S6427T-G8 125MHz 64Mx4 | |
Contextual Info: SDRAM MODULE Preliminary KMM375S6427T Revision History Revision 3 May 1998 - CLK Input Cap. is added by PLL Input Cap. (27pF) - CLK1 is inserted. Revision 4 (July 1998) - "REGE" description is changed. REV. 4 July 1998 ELECTRG&HCS Preliminary KMM375S6427T |
OCR Scan |
KMM375S6427T KMM375S6427T 375S6427T 64Mx4 400mil 18-bits 24-pin | |
Contextual Info: SDRAM MODULE Preliminary KMM377S823BT1 Revision History Revision 3 May 1998 - CLK Input Cap. is added by PLL Input Cap. (24pF) Revision 4 (July 1998) - "REGE" description is changed. Revision 5 (Aug. 1998) - Package Dimension changed. REV. 5 Aug. 1998 Preliminary |
Original |
KMM377S823BT1 KMM377S823BT1 8Mx72 400mil 18-bits 100MHz 100MHz | |
ALVC162835
Abstract: CDC2509A CDC2509B KMM377S3323T-G8 KMM377S3323T-GH KMM377S3323T-GL
|
Original |
KMM377S3323T ALVC162835 CDC2509A CDC2509B 12pF/5pF KMM377S3323T 32Mx72 16Mx8, ALVC162835 KMM377S3323T-G8 KMM377S3323T-GH KMM377S3323T-GL | |
ALVC162835
Abstract: CDC2509A KMM377S3323T-G8 KMM377S3323T-GH KMM377S3323T-GL
|
Original |
KMM377S3323T ALVC162835 CDC2509A KMM377S3323T 32Mx72 16Mx8, 16Mx8 ALVC162835 KMM377S3323T-G8 KMM377S3323T-GH KMM377S3323T-GL | |
KMM377S1723T1-G8
Abstract: KMM377S1723T1-GH KMM377S1723T1-GL
|
Original |
KMM377S1723T1 KMM377S1723T1 16Mx72 16Mx8, 16Mx8 400mil 18-bits KMM377S1723T1-G8 KMM377S1723T1-GH KMM377S1723T1-GL | |
|
|||
Contextual Info: SDRAM MODULE Preliminary KMM377S6427T1 Revision History Revision 3 May 1998 - CLK input Cap. is added by PLL Input Cap. (27pF) Revision 4 (July 1998) - "REGE" description is changed. REV. 4 July 1998 Preliminary KMM377S6427T1 SDRAM MODULE KMM377S6427T1 SDRAM DIMM (Intel 1.0 ver. Base) |
OCR Scan |
KMM377S6427T1 KMM377S6427T1 KMM377S6427T1-G8 125MHz 64Mx4 | |
KM44S32030T-G8
Abstract: KMM377S3320T1-G8 KMM377S3320T1-GH KMM377S3320T1-GL MA2180
|
Original |
KMM377S3320T1 KMM377S3320T1 32Mx72 32Mx4, 32Mx4 400mil 18bits KM44S32030T-G8 KMM377S3320T1-G8 KMM377S3320T1-GH KMM377S3320T1-GL MA2180 | |
CDC2510A
Abstract: KMM377S6427T1GL
|
Original |
KMM377S6427T1 KMM377S6427T1 64Mx72 64Mx4, 64Mx4 400mil 18-bits CDC2510A KMM377S6427T1GL | |
Contextual Info: SDRAM MODULE Preliminary KMM377S823BT1 Revision History Revision 3 May 1998 - CLK input Cap. is added by PLL Input Cap. (24pF) Revision 4 (July 1998) - "REGE" description is changed. REV. 4 July 1998 Preliminary KMM377S823BT1 SDRAM MODULE KMM377S823BT1 SDRAM DIMM (Intel 1.0 ver. Base) |
OCR Scan |
KMM377S823BT1 KMM377S823BT1 KMM377S823BT1-G8 125MHz 400mil KM48S8030BT | |
Contextual Info: SDRAM MODULE Preliminary KMM377S3227BT1 Revision History Revision 4 May 1998 - CLK input Cap. is added by PLL Input Cap. (27pF) Revision 5 (July 1998) - "REGE" description is changed. REV. 5 July 1998 Preliminary KMM377S3227BT1 SDRAM MODULE KMM377S3227BT1 SDRAM DIMM (Intel 1.0 ver. Base) |
OCR Scan |
KMM377S3227BT1 KMM377S3227BT1 377S3227BT1-G8 125MHz 32Mx4 | |
Contextual Info: SDRAM MODULE Preliminary KMM377S3323T Revision History Revision 1 M ay 1998 - CLK Input Cap. is added by PLL Input Cap. (27pF) Revision 2 (July 1998) - "REGE" description is added. Revision 3 (Aug. 1998) - Three ALVC 162835 & one CDC2509A are used. Revision 4 (Sep. 1998) |
OCR Scan |
KMM377S3323T CDC2509A CDC2509B 12pF/5pF KMM377S3323T 16Mx8, 377S33 | |
Contextual Info: SDRAM MODULE Preliminary KMM377S823BT1 Revision History Revision 3 May 1998 - CLK input Cap. is added by PLL Input Cap. (24pF) Revision 4 (July 1998) - "REGE" description is changed. REV. 4 July 1998 ELECTRG&HCS Preliminary KMM377S823BT1 SDRAM MODULE KMM377S823BT1 SDRAM DIMM (Intel 1.0 ver. Base) |
OCR Scan |
KMM377S823BT1 KMM377S823BT1 400mil 18-bits KM48S8030BT | |
Contextual Info: SDRAM MODULE Preliminary KMM375S3227BT Revision History Revision 1 May 1998 - PCB type has been changed to Intel 0.6 version. - CLK Input Cap. is added by PLL Input Cap. (27pF) - CKE1 is inserted. Revision 3 (July 1998) - "REGE" description is changed. REV. 3 July 1998 |
OCR Scan |
KMM375S3227BT KMM375S3227BT 375S3227BT 32Mx4 400mil 18-bits 44S32037BT | |
Contextual Info: SDRAM MODULE_ Preliminary KMM377S3320T1 Revision History R e v is io n 3 M ay 1 9 9 8 - CLK Input Cap. is added by PLL Input Cap. (27pF) REV. 3 May '98 ELECTRONICS Preliminary KMM377S3320T1 SDRAM MODULE KMM377S3320T1 SDRAM DIMM (Intel 1.0 ver. Base) |
OCR Scan |
KMM377S3320T1 KMM377S3320T1 32Mx72 32Mx4, 32Mx4 400mil 18bits | |
Contextual Info: SDRAM MODULE Preliminary KMM377S3320T1 Revision History Revision 3 May 1998 - CLK Input Cap. is added by PLL Input Cap. (27pF) Revision 4 (July 1998) - "REGE" description is changed. Revision 5 (November 1998) - Corrected DQ# at the input of SDRAM(D5) as DQ16-19 @Functional Block Diagram |
OCR Scan |
KMM377S3320T1 DQ16-19 KMM377S3320T1 32Mx72 32Mx4, 377S3320T1 44S32030T |