18L4 Search Results

12L10

Abstract: 16l6 14l8 Monolithic Memories pal18l4 islez 18L4 20C1 PAL12L10 PAL14L8 PAL16L6
Contextual Info: Small 24 Series 12L10, 14L8, 16L6, 18L4, 20L2, 20C1 Small 24 Series PAL12L10 PAL14L8 PAL16L6 18L4 PAL20L2 PAL20C1 INPUTS OUTPUTS POLARITY T rd ns Ice <mA) 12 14 16 18 20 20 10 8 6 4 2 2 LOW LOW LOW LOW LOW LOW 40 40 40 40 40 40 100 100 100 100 100 100

ABB 4600

Abstract: 5STP 18L3600
Contextual Info: Doc. No. 5SYA 1019-02 Dec.95 Features • Patented free-floating silicon technology • Designed for traction, energy and industrial applications • Optimum power handling capability Blocking Part number W R M 5STP 18L4200 5STP 18L4000 5STP 18L3600 Conditions

Contextual Info: Combinatorial PALI 2L10 Series 12L10,14L8,16L6 18L4,20L2,20C1 Ordering information Features/ Benefits • Combinatorial architecture PAL12L10 C NS STD • Security use PROGRAMMABLE ARRAY LOGIC T - PROCESSING STD = Standard XXXX = Other ' PACKAGE NS = Plastic

Contextual Info: Small 24 Series 12L10, 14L8, 16L6, 18L4, 20L2, 20C1 Small 24 Series PAL12L10 PAL14L8 PAL16L6 18L4 PAL20L2 PAL20C1 INPUTS O U T PU T S POLARITY TpD ns (mA) 12 14 16 18 20 20 10 8 6 4 2 2 LOW LOW LOW LOW LOW LOW 40 40 40 40 40 40 100 100 100 100 100 100

PAL12L10CNS

Abstract: pal12l10
Contextual Info: Combinatorial PALI 2L10 Series 12L10,14 L8 ,16L6 18L4, 20L2, 20C1 Features/B enefits Ordering Information • Combinatorial architecture PAL12L10 C NS STD • Security fuse PROGRAMMABLE T ARRAY LOGIC - PROCESSING STD = Standard XXXX = Other ARRAY INPUTS - PACKAGE

20V8Q

Abstract: SL06 20V8H-15 20V8 GAL20V8 PAL20R8 PALCE20V8 PD3024 pal20v8
Contextual Info: COM'L: H-5/7/10/15/25, Q-10/15/25 IND: H-15/25, Q-20/25 PALCE20V8 Family EE CMOS 24-Pin Universal Programmable Array Logic DISTINCTIVE CHARACTERISTICS ◆ Pin and function compatible with all PAL 20V8 devices ◆ Electrically erasable CMOS technology provides reconfigurable logic and full testability

aeg diode Si 11 K

Abstract: aeg diode Si 11 aeg Diode D6 aeg diode Si 11 n
Contextual Info: ADV MICRO P LA / P L E / A R R AY S It D E | 02S75EL. OOSTMST Û T-46-13-47 Zero Power CMOS Hard Array Logic ZHAL 24A Series Features/Benefits Ordering information • Zero standby power PART NUM BER • Low power operation PACKAGE • High-speed C M O S technology

htw 323

Abstract: plji palce programming algorithm
Contextual Info: COM’L: H-5/7/10/15/25, Q-10/15/25 IND: H-15/25. Q-20/25 MIL: H-15/20/25 PALCE20V8 Family EE CMOS 24-Pin Universal Programmable Array Logic Advanced Micro Devices DISTINCTIVE CHARACTERISTICS • Pin, function and fuse-map compatible with all GAL 20V8/AS ■ Electrically erasable CMOS technology pro­

Contextual Info: Lattice GAL20LV8 Low Voltage E2CMOS PLD Generic Array Logic ; ; Semiconductor •■ Corporation Functional Block Diagram HIGH PERFORMANCE E2CMOS TECHNOLOGY — 3.5 ns Maximum Propagation Delay — Fmax = 250 MHz — 2.5 ns Maximum from Clock Input to Data Output

GAL Gate Array Logic

Abstract: GAL20V6
Contextual Info: GAL20V8 3 National Semiconductor GAL20V8 Generic Array Logic General Description The NSC E^CMOStm GAL device combines a high per­ formance CMOS process with electrically erasable floating gate technology. This programmable memory technology applied to array logic provides designers with reconfigurable

Contextual Info: Features Industry Standard Architecture - Emulates Many 24-Pin PALs - Low Cost Easy-to-Use Software Tools High-Speed Electrically Erasable Programmable Logic Devices - 7.5 ns Maximum Pin-to-Pin Delay Several Power Saving Options Device lcc, Stand-By lcc, Active

Contextual Info: Features Industry Standard Architecture - Emulates Many 24-pin PALs - Low-cost Easy-to-use Software Tools High-speed Electrically-erasable Programmable Logic Devices - 7.5 ns Maximum Pin-to-pin Delay Several Power Saving Options Device lcc, Standby lcc, Active

P20V8

Abstract: G20V8 GAL20V8B GAL20V8B-10LP GAL20V8B-15LPI IC of XOR GATE 20V8 GAL20V8 GAL20V8B-7LJ GAL20V8C
Contextual Info: GAL20V8 High Performance E2CMOS PLD Generic Array Logic Features Functional Block Diagram • HIGH PERFORMANCE E2CMOS TECHNOLOGY — 5 ns Maximum Propagation Delay — Fmax = 166 MHz — 4 ns Maximum from Clock Input to Data Output — UltraMOS® Advanced CMOS Technology

Contextual Info: GAL20V8 Lattice High Performance E2CMOS PLD Generic Array Logic ; Semiconductor I Corporation Functional Block Diagram Features HIGH PERFORMANCE E2CMOS TECHNOLOGY — 5 ns Maximum Propagation Delay — Fmax = 1 6 6 MHz — 4 ns Maximum from Clock Input to Data Output

PLSI 1016-60LJ

Abstract: PAL 007 pioneer pal16r8 programming algorithm PAL 008 pioneer lattice 1016-60LJ ISP Engineering Kit - Model 100 PLSI-2064-80LJ GAL16v8 programmer schematic GAL programming Guide ispLSI 2064-80LT
Contextual Info: Lattice Semiconductor Data Book 1996 Click on one of the following choices: • Table of Contents • Data Book Updates & New Products • Go to Main Menu 1996 Lattice Semiconductor Corporation. All rights reserved. ispLSI and pLSI Product Index Pins Density

CMOS PLD Programming Hardware and Software Support

Contextual Info: Features • Industry-standard Architecture – Emulates Many 24-pin PALs – Low-cost Easy-to-use Software Tools • High-speed Electrically-erasable Programmable Logic Devices – 7.5 ns Maximum Pin-to-pin Delay • Several Power Saving Options Device

12L10

Abstract: 16L6 20C1
Contextual Info: 2 4 -P in P A L / H A L D e v ice s 12L10 E ^7^ 3 E =E> 3 E = t> 3 E =E> 3 E =E> 3 E = 0 3 E :£ > 3 E = 0 3 E =E> 3 E = 0 3 E = I> 3 E 3 - - AND LOGIC nnnnv - - - - 1 20L2 14L8 E 3 d E E E E E E E E E E E AND LOGIC ARRAY ¡3 =L> 3 = 0 3 =L> IE =T> 3 = o 13

12L10

Abstract: 16L6 20C1
Contextual Info: 24-Pin P A L / H A L Devices 12L10 E ^7^ 3 E=E> 3 E= t> 3 E =E> 3 E - AND =E> 3 LOGIC = 0 3 E - nnnnv E:£ > 3 E = 0 3 E=E> 3 E= 0 3 E= I> 3 E 1 3 20L2 14L8 d E E E E E E E E E E E ¡3 3 3 AND LOGIC ARRAY 22] =L> 3 = 0 3 =L> IE =T> 3 = o 13 3 O ID AND LOGIC

12L10

Abstract: 16L6 20C1
Contextual Info: 2 4 -P in P A L / H A L D e v ice s 12L10 E ^7^ 3 E=E> 3 E= t> 3 E =E> 3 E - AND =E> 3 LOGIC = 0 3 E - nnnnv E:£ > 3 E = 0 3 E=E> 3 E= 0 3 E= I> 3 E 1 3 20L2 14L8 d E E E E E E E E E E E E 3 AND LOGIC ARRAY ¡3 =L> 3 = 0 3 =L> IE =T> 3 = o 13 3 O ID ¡3 1

20G10-25

Abstract: 20G10-30 20G10B-20 20G10B-25 12L10 16L6 18L4 20L10 20L8 20G108
Contextual Info: PLDC20G10B/PLDC20G10 CMOS Generic 24-Pin Reprogrammable Logic Device Features • CMOS EPROM technology for reprogrammability • Highly reliable — Uses proven EPROM technology • Fast — Commercial: tPD = 15 ns, tCO = 10 ns, tS = 12 ns — Fully AC and DC tested

GAL20V8

Abstract: gal20v8 application
Contextual Info: rZ Z S C S -T H O M S O N * 7 # RjflD^iIUiOT OîOD®i GAL20V 8 E2CMOS PROGRAMMABLE LOGIC DEVICE • ELECTRICALLY ERASABLE CELL TECHNOLOGY — Reconfigurable Logic — Reprogrammable Cells — Guaranteed 100% Yields ■ HIGH PERFORMANCE E*CMOS TECHNOLOGY

palce16v8 programming algorithm

Abstract: PH29EE010 ATMEL 620 93c46 EPROM NMC27C512AQ atmel 130 24c02 EP320I gal16v8 stag orbit 32 device list ph29ee010-xx gal16v8 programming
Contextual Info: Datum 18.11.1998 aus www.stagusa.com Orbit 48 Device Support List Version 25.0 Note ALL PLDs require Orbit 48 PLD Module Please consult device specific information at the end of this list. Stag Programmers Ltd. Silver Court, Watchmead, Welwyn Garden City, Herts AL7 1LT, U.K.

GAL20V8

Abstract: PAL20R8 PALCE20V8
Contextual Info: FINAL COM’L: H-5/7/10/15/25, Q-10/15/25 IND: H-15/25, Q-20/25 PALCE20V8 Family EE CMOS 24-Pin Universal Programmable Array Logic DISTINCTIVE CHARACTERISTICS • Pin and function compatible with all GAL ■ ■ ■ ■ ■ ■ Peripheral Component Interconnect PCI

Contextual Info: GAL20V8S E2PROM CMOS PROGRAMMABLE LOGIC DEVICE • HIGH PERFORMANCE SGS-THOMSON SINGLE-POLY E2PROM CMOS TECHNOLOGY - 20ns maximum propagation delay GAL20V8S-20Exx - Fmax = 41.6MHz - 15ns max. from clock input to data output - TTL compatible 24mA outputs