Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    74LS76 Search Results

    74LS76 Result Highlights (1)

    Part ECAD Model Manufacturer Description Download Buy
    74LS76AP-E Renesas Electronics Corporation HD74LS Series Visit Renesas Electronics Corporation
    SF Impression Pixel

    74LS76 Price and Stock

    Texas Instruments SN74LS76AD

    IC FF JK TYPE DUAL 1BIT 16SOP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey SN74LS76AD Tube
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Buy Now

    Texas Instruments SN74LS76AN

    IC FF JK TYPE DUAL 1BIT 16DIP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey SN74LS76AN Tube
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Buy Now

    Texas Instruments SN74LS76AN3

    IC FF JK TYPE DUAL 1BIT 16DIP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey SN74LS76AN3 Tube
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Buy Now
    Bristol Electronics SN74LS76AN3 8 1
    • 1 $8.775
    • 10 $6.5813
    • 100 $6.5813
    • 1000 $6.5813
    • 10000 $6.5813
    		Buy Now

    Texas Instruments SN74LS76ADR

    IC FF JK TYPE DUAL 1BIT 16SOP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey SN74LS76ADR Reel 1
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Buy Now

    Motorola Semiconductor Products SN74LS76AN

    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Bristol Electronics SN74LS76AN 8
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Get Quote
    Find more 74LS76 price and stock on Findchips.com

    74LS76 Datasheets (13)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    74LS76 Hitachi Semiconductor Dual J-K Flip-Flop(with Preset and Clear) Original PDF
    74LS76 On Semiconductor LOW POWER SCHOTTKY Original PDF
    74LS76 Fairchild Semiconductor Full Line Condensed Catalogue 1977 Scan PDF
    74LS76 Raytheon Dual J-K Negative-Edge-Triggered Flip-Flops Scan PDF
    74LS76 Signetics Dual J-K Flip-Flop Scan PDF
    74LS76 Signetics Dual JK Flip-Flop Scan PDF
    74LS76 Signetics DUAL JK FLIP - FLOP Scan PDF
    74LS76 Signetics Integrated Circuits Catalogue 1978/79 Scan PDF
    74LS764 Signetics DRAM Dual Ported Controller Scan PDF
    74LS765 Signetics DRAM Controller Scan PDF
    74LS76DC Fairchild Semiconductor Dual JK Flip-Flop Scan PDF
    74LS76FC Fairchild Semiconductor Dual JK Flip-Flop Scan PDF
    74LS76PC Fairchild Semiconductor Dual JK Flip-Flop Scan PDF

    74LS76 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    74LS76A

    Abstract: SN54/74LS76A datasheet 74ls76a truth table NOT gate 74
    Text: SN54/74LS76A DUAL JK FLIP-FLOP WITH SET AND CLEAR The SN54/ 74LS76A offers individual J, K, Clock Pulse, Direct Set and Direct Clear inputs. These dual flip-flops are designed so that when the clock goes HIGH, the inputs are enabled and data will be accepted. The Logic Level


    Original     		PDF SN54/74LS76A 74LS76A SN54/74LS76A datasheet 74ls76a truth table NOT gate 74

    74LS76

    Abstract: 74LS76A datasheet 74ls76a SN54/74LS76A
    Text: SN54/74LS76A DUAL JK FLIP-FLOP WITH SET AND CLEAR The SN54 / 74LS76A offers individual J, K, Clock Pulse, Direct Set and Direct Clear inputs. These dual flip-flops are designed so that when the clock goes HIGH, the inputs are enabled and data will be accepted. The Logic Level


    Original     		PDF SN54/74LS76A 74LS76A 74LS76 datasheet 74ls76a SN54/74LS76A

    logic ic 7476 pin diagram

    Abstract: and pin diagram of IC 7476 logic ic 7476 flip-flop pin diagram 7476 truth table pin diagram for IC 7476 pin configuration of 74LS76 IC IC 74LS76 logic ic 74LS76 pin diagram 74Ls76 truth table 74LS80
    Text: 54/7476 54H/74H76 54LS/74LS76 DESCRIPTION ORDERING CODE PACKAGES PIN CONF. 2 The 74LS76 is a negative edge triggered flip-flop. The J and K inputs must be stable only one setup time prior to the HIGH-toLOW Clock transition. The Set Sd and Reset (Rd ) are asynchro­


    OCR Scan     		PDF 54H/74H76 54LS/74LS76 74H76 74LS76 54H/74H 54S/74S 54LS/74LS logic ic 7476 pin diagram and pin diagram of IC 7476 logic ic 7476 flip-flop pin diagram 7476 truth table pin diagram for IC 7476 pin configuration of 74LS76 IC IC 74LS76 logic ic 74LS76 pin diagram 74Ls76 truth table 74LS80

    NE74LS

    Abstract: 74ls76
    Text: Signetìcs 74LS765 DRAM Controller DRAM Dual-Ported Controller Preliminary Specification Logic Products FEATURES TYPE TYPICAL PROPAGATION DELAY TYPICAL SUPPLY CURRENT TOTAL 74LS765 45ns 215mA • Allows two microprocessors to access the same bank of DRAM


    OCR Scan     		PDF 74LS765 LS764 30MHz 74LS765 215mA PLCC-44 N74LS765N* N74LS765A* C007460S NE74LS 74ls76

    7476 truth table

    Abstract: 74ls76 jk flip-flop logic symbol and truth table jk flip flop 7476 7476 PIN DIAGRAM 7476 PIN DIAGRAM input and output pin diagram of 7476 S5476F PIN CONFIGURATION 7476 7476 7476 pin configuration
    Text: 54/7476 54H/74H76 54LS/74LS76 DESCRIPTION The "76” is a D ual J K F lip -F lo p w ith in d iv id ­ ual J, K, C lock, S et and Reset inpu ts. Th e 7476 and 74H76 are p o sitive pulse trig g e re d flip -flo p s . JK in fo rm a tio n is loaded in to the m aster w h ile the C lock is H IG H and tra n s ­


    OCR Scan     		PDF 54H/74H76 54LS/74LS76 74H76 74LS76 7476 truth table 74ls76 jk flip-flop logic symbol and truth table jk flip flop 7476 7476 PIN DIAGRAM 7476 PIN DIAGRAM input and output pin diagram of 7476 S5476F PIN CONFIGURATION 7476 7476 7476 pin configuration

    74ls76a

    Abstract: 74LS76AD
    Text: M M O TO R O LA SNS4/74LS76A D E S C R I P T I O N — The S N 5 4 L S /7 4 L S 7 6 A offers individual J. K, Clock Pulse, D irect S et and Direct Clear inputs. These dual flip-flops are designed so that w h e n the clock goes HIGH, the inputs B re enabled and


    OCR Scan     		PDF SNS4/74LS76A 74ls76a 74LS76AD

    7476 truth table

    Abstract: 7476 logic diagram 74LS76P 7476PC 74ls76
    Text: NATIONA L SEMICOND -CLOGIO 02E D | b S O U S E 76 GGbBVSO t, | 3 T-ŸL- 0 7 -0 7 CONNECTION DIAGRAM PINOUT A 54/7476 54H/74H76 54LS/74LS76 DUAL JK FLIP-FLOP With Separate Sets, Clears and Clocks DESCRIPTION — The '76 and 'H76 are dual JK master/slave flip-flops with


    OCR Scan     		PDF 54H/74H76 54LS/74LS76 54/74H 54/74LS CLS76) 7476 truth table 7476 logic diagram 74LS76P 7476PC 74ls76

    74ls76 jk flip-flop logic symbol and truth table

    Abstract: 7476PC 7476 PIN DIAGRAM 7476 truth table 74LS76PC 74LS76 dual flip-flop pin diagram of 7476 74LS76D 74LS76DC Jk 74ls76 pin out
    Text: 76 CONNECTIO N DIAGRAM PINOUT A ^54/7476 OZZô/b> ^54H /74H 76 G f / c t l l/54LS/74LS76 DUAL JK FLIP-FLOP With Separate Sets, Clears and Clocks c p i [T DESCRIPTION — The ’76 and 'H76 are dual JK m aster/slave flip -flo p s with separate Direct Set, D irect Clear and Clock Pulse inputs fo r each flip -flop .


    OCR Scan     		PDF 54H/74H76 l/54LS/74LS76 54/74H 54/74LS CLS76) 74ls76 jk flip-flop logic symbol and truth table 7476PC 7476 PIN DIAGRAM 7476 truth table 74LS76PC 74LS76 dual flip-flop pin diagram of 7476 74LS76D 74LS76DC Jk 74ls76 pin out

    74LS

    Abstract: 74LS765 N74LS765A N74LS765N PLCC-44
    Text: 74LS765 Signetìcs DRAM Controller DRAM Dual-Ported Controller Preliminary Specification Logic Products FEATURES • Allows two microprocessors to access the same bank of DRAM • Replaces 25 TTL devices to perform arbitration, signal timing, multiplexing, and refresh


    OCR Scan     		PDF LS764 30MHz 74LS765 A15Q3 74LS N74LS765A N74LS765N PLCC-44

    74LS

    Abstract: 74LS765 N74LS765A N74LS765N PLCC-44
    Text: 74LS765 Signetics DRAM Controller DRAM Dual-Ported Controller Preliminary Specification Logic Products FEATURES • Allows two microprocessors to access the same bank of DRAM • Replaces 25 TTL devices to perform arbitration, signal timing, multiplexing, and refresh


    OCR Scan     		PDF LS764 30MHz 74LS765 74LS N74LS765A N74LS765N PLCC-44

    MAX77100

    Abstract: IC74 IC-74
    Text: SANYO SEMICONDUCTOR CORP 53E TW OTb T> 0010S31 037 « T S A J r- H4>~ 0 7 — 0 7 MLC74HC76M No.3628 f CMOS High-Speed Standard Logic Dual J-K Flip-Flop with Reset and Set F e a tu re s • The MLC74HC76M consists of 2 identical J-K type flip-flops. • Uses CMOS silicon gate process technology to achieve operating speeds sim ilar to LS-TTL 74LS76


    OCR Scan     		PDF 0010S31 MLC74HC76M MLC74HC76M 74LS76) 54LS/74LS MLC74HC MAX77100 IC74 IC-74

    74LS76P

    Abstract: 74LS76D IC 7476 pinout logic ic 7476 flip-flop pin diagram and pin diagram of IC 7476 logic ic 7476 pin diagram 7476PC 74H76 74LS76 pinout 74LS76 IC
    Text: 76 CO NNECTIO N DIAGRAM PINOUT A /54/7476 0 / / o / c^ ^S4H/74H76 Gf / ci 7 ^ 54LS/74LS76£ v / 6 / 6 DUAL JK FLIP-FLOP With Separate Sets, Clears and Clocks DESCRIPTION — The ’76 and 'H76 are dual JK m aster/slave flip -flo p s with separate Direct Set, D irect Clear and Clock Pulse inputs fo r each flip-flop.


    OCR Scan     		PDF S4H/74H76 54LS/74LS76£ 54/74H 54/74LS CLS76) 74LS76P 74LS76D IC 7476 pinout logic ic 7476 flip-flop pin diagram and pin diagram of IC 7476 logic ic 7476 pin diagram 7476PC 74H76 74LS76 pinout 74LS76 IC

    74LS764

    Abstract: logic diagram and symbol of DRAM 74LS N74LS764A N74LS764N PLCC-44 18-BlT LS764
    Text: 74LS764 Signetics DRAM Controller DRAM Dual-Ported Controller Product Specification Logic Products FEATURES • Allows two microprocessors to access the same bank of DRAM • Replaces 25 TTL devices to perform arbitration, signal timing, multiplexing, and refresh


    OCR Scan     		PDF 74LS764 18-blt 30MHz 74LS764 IN916, IN3064, 500ns logic diagram and symbol of DRAM 74LS N74LS764A N74LS764N PLCC-44 LS764

    A1266

    Abstract: 16KX8 74LS 74LS764 N74LS764A N74LS764N PLCC-44
    Text: 74LS764 S ignetics DRAM Controller DRAM Dual-Ported Controller Product Specification Logic Products FEATURES • Allows two microprocessors to access the same bank of DRAM • Replaces 25 TTL devices to perform arbitration, signal timing, multiplexing, and refresh


    OCR Scan     		PDF 18-bit 30MHz 74LS764 discret64 IN916, IN3064, 500ns A1266 16KX8 74LS N74LS764A N74LS764N PLCC-44

    logic ic 74LS76 pin diagram

    Abstract: j-k flip flop 74ls76 IC 74LS76
    Text: LS TTL DN74LS Series 74LS76 D N 74LS76 D ^ 74^ 7^ Dual J-K F lip -F lo p s with S e t and Reset • Description P -2 D N 7 4 L S 7 6 contains tw o negative-edge triggered J-K flip-flop circuits, each w ith independent clock-C P, J, K, and directcoupled set and reset input terminals.


    OCR Scan     		PDF DN74LS DN74LS76 74LS76 16-pin logic ic 74LS76 pin diagram j-k flip flop 74ls76 IC 74LS76

    74LS764

    Abstract: LS764
    Text: 74LS764 Signetics DRAM Controller DRAM Dual-Ported Controller Product Specification Logic Products FEATURES • Allows two microprocessors to access the same bank of DRAM • Replaces 25 TTL devices to perform arbitration, signal timing, multiplexing, and refresh


    OCR Scan     		PDF 74LS764 18-blt 30MHz 215mA PLCC-44 WF06450S IN916, IN3064, 74LS764 LS764

    74ls

    Abstract: N74LS764N
    Text: Signelics 74LS764 DRAM Controller DRAM Dual-Ported Controller Product Specification Logic Products FEATURES • Allows two microprocessors to access the same bank of DRAM TYPE TYPICAL PROPAGATION DELAY TYPICAL SUPPLY CURRENT TOTAL • Replaces 25 TTL devices to


    OCR Scan     		PDF 74LS764 18-bit 30MHz 215mA PLCC-44 N74LS764N N74LS764A 500ns 74ls

    74hct76

    Abstract: Jk 74ls76 pin out HC76 74HC76 LS 74LS76 GD54/74HCT76 74HC GD54HC76 GD74HC76 74HC LOGIC PINOUT
    Text: GD54/74HC76, GD54/74HCT76 DUAL J-K FLIP-FLOPS WITH PRESET & CLEAR General Description These devices are identical in pinout to the 54/74LS76. These flip-flops are edge sensitive to the clock input and change state on the negative go­ ing transition of the clock pulse. Each flip-flop has


    OCR Scan     		PDF GD54/74HC76, GD54/74HCT76 54/74LS76. GD54/74HC/HC76, 74hct76 Jk 74ls76 pin out HC76 74HC76 LS 74LS76 GD54/74HCT76 74HC GD54HC76 GD74HC76 74HC LOGIC PINOUT

    74LS112

    Abstract: 74112 74ls76 74112 FF JK 74S112 IS5038 74112+asynchronous+4bit+up+down+counter+using+jk+flip+flop
    Text: - 92 - Dual JK-FFs with Preset and Clear 74112 1 2 èhm. 74LS76 O * i f 7 - 4 7' ' — t ' 4 > 7 * - / V h ') ft m 0 « ] i^ li7 4 L S 7 6 ir e R - t su S AS AC ACT HC 30 100 80 175 125 80 21 22 MHz 20 16.5 5 6 5.0 8.0 20 20 ns 16.5 5 6.5 5.fr 8.0 20 20 ns


    OCR Scan     		PDF 74LS76 li74LS76Â 74LS112 74S112 74LS112 74112 74ls76 74112 FF JK 74S112 IS5038 74112+asynchronous+4bit+up+down+counter+using+jk+flip+flop

    LS764

    Abstract: A12E
    Text: 74LS765 Signelics DRAM Controller DRAM Dual-Ported Controller Preliminary Specification Logic Products FEATURES • Allows two microprocessors to access the same bank of DRAM • Replaces 25 TTL devices to perform arbitration, signal timing, multiplexing, and refresh


    OCR Scan     		PDF 74LS765 LS764 30MHz 215mA PLCC-44 N74LS765N* N74LS765A* 6002230S A12E

    7476 ic specifications

    Abstract: ic 7476 IC 7476 JK logic diagram of ic 7476 7476 logic diagram 7476 ic
    Text: SN547G, SN54LS76A, SN7476, 74LS76A DUAL J-K FLIP-FLOPS WITH PRESET AND CLEAR D EC EM BE R 1 9 8 3 -R E V IS E D M A R C H • Dependable Texas Instruments Quality and Reliability TO P V IE W ] *^16 : i k iclkC 15 H 1 Q 1 prëC 2 14 : i q 1clrC 3 13 DGND


    OCR Scan     		PDF SN547G, SN54LS76A, SN7476, SN74LS76A 7476 ic specifications ic 7476 IC 7476 JK logic diagram of ic 7476 7476 logic diagram 7476 ic

    LS76A

    Abstract: s76A SN5476 SN54LS76A SN74 SN7476 SN74H76 SN74LS76A V10112
    Text: TYPES SN5476, SN54H76, SN54LS76A, SN7476, SN74H76, 74LS76A DUAL J-K FLIP-FLOPS WITH PRESET AND CLEAR REVISED DECEMBER 1983 S N 5 4 7 B , S N 5 4 H 7 6 , S N 5 4 L S 7 6 A . . . J OR W P AC KA G E S N 7 4 7 6 , S N 7 4 H 7 6 . . . J O R N PACKAGE S N 7 4 L S 7 6 A . . . D . J OR N P AC KA G E


    OCR Scan     		PDF SN5476, SN54H76, SN54LS76A, SN7476, SN74H76, SN74LS76A LS76A s76A SN5476 SN54LS76A SN74 SN7476 SN74H76 V10112

    Untitled

    Abstract: No abstract text available
    Text: 5QE D 44^503 G01341Q 5 HITACHI/ L0GIC/ARRAYS/MÉÎ1 0 H IT A C H I S e p t e m b e r , 1985 CMOS GATE ARRAYS i HD61 SERIES DESIGNER'S MANUAL AND PRODUCT SPECIFICATION HITACHI/ LOGIC/ARR'A YS/MEM SQE D • 4 4TLS03 0G13411 4 T -42-11-09 CMOS GATE ARRAYS HD61 SERIES


    OCR Scan     		PDF G01341Q 4TLS03 0G13411 HD14070B 1407IB HD14556B HD14558B HD14560B HD14562B HD14072B

    MH1SS1

    Abstract: TESLA mh 7400 MH 7404 mh 7400 tesla cdb 838 tda 7851 L 741PC TDB0124DP tda 4100 TDA 7851 A
    Text: m ö lk ^ o e le l-c te n a n il-c Information Applikation RGW Typenübersicht Vergleich Teil 2: RGW M iM U Z A U l KÉD lnrüÖC=SraO Information Applikation HEFT 50 RGW Typenübersicht + Vergleich Teil 2: RGW wob Halbleiterwerk Frankfurt /oder bt r iab im v«b kombinat mikrootektronik


    OCR Scan     		PDF